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A new technique for combining multiple frequency standards into 
a single timing reference based on the average of the frequency of 
each input is described, The uniqueness of this approach is that it 
is an all-digital scheme utilizing delay lines and high-speed logic 
elements currently available, The present and future applications 
ii 
of combiners are discussed, the requirements are highlighted, several 
digital solutions are briefly described, and the detailed block 
diagrams and characteristics of a particular general purpose combiner 
are presented. It is suggested that the optimum combiner include a 
stable quartz crystal oscillator with a frequency control feature, 
The output of this internal clock is digitally divided into several 
phases via a tapped delay line. Periodically, as a function of each 
input standard, the phase is stored in a register, Any time two con-
secutive samples for any input differ, an accumulator is incremented 
or decremented by one, and the frequency of the internal clock is 
correspondingly changed, Throughout, emphasis is placed on digital 
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I. INTRODUCTION 
In the past few years, the element of time has been one of the 
most precisely generated and accurately measured of all physical quan-
tities, The space programs have accelerated the creation of new and 
better frequency standards and timing systems, Despite the very high 
accuracy and stability currently achieved by individual frequency stan-
dards, there are always applications which would benefit from increased 
performance characteristics, Possibly the easiest way to achieve a 
major step forward is to average the outputs of a number of individual 
standards rather than design a better basic standard, The purpose of 
this thesis is to investigate the theoretical and practical problems 
associated with combining frequency standards, 
A, History of Freguencx Standards 
The more impressive recent advances in frequency standards have 
been in the area of using microwave vibrations of atoms as the internal 
1 
reference for a clock, The three most popular types of standards that 
use this principle are the cesium atomic beam, rubidium gas cell and 
atomic hydrogen maser. They are commonly referred to as atomic clocks, 
The continuing search for a more stable unit of time has led to 
widespread use of these clocks throughout the government agencies 
responsible for defining and distributing time, Development of various 
atomic standards has progressed to the point that the basic unit of 
time for the United States has been officially defined in terms of a 
certain hyperfine transition or energy difference between quantum 
states of the cesium-133 atom, 2 The nominal resonance frequency of 
the cesium atomic beam is 9,192,631,770 hertzo 
Although some of the basic principles and techniques involved in 
atomic clocks were known early in this century, the first operational 
2 
system was not developed until 1948, 3 This was the first of two 
ammonia clocks at the National Bureau of Standards, Additional work 
on ammonia techniques was halted when cesium beam systems began to 
offer better characteristics, 
The first successful cesium beam standard was operated in 1953,2 
The first atomic frequency standard to be used in routine service was 
based upon the cesium atomic beam technique and placed in operation 
during 1955. Improved versions of these units have been manufactured 
in relatively large numbers, and are available in portable models, The 
rubidium gas cell was developed shortly after the cesium standard, and 
production quantities have been delivered, A militarized model for 
tactical applications is available, The atomic hydrogen maser has been 
under development since the early 1960's, and some units are now 
available. However, no volume sales are expected for the hydrogen 
masers until further reductions in size, weight and cost can be 
achieved, 
B, Characteristics of Current Standards 
Excellent comparisons of various types of frequency standards are 
readily available,2 •4 •5 Enough units of the principal types are in 
use to permit data to be based on results of performance tests rather 
than manufacturer's specifications, In general, the actual operating 
characteristics are better than the equipment advertisements, 
The physical size of frequency standards varies from a typical 
high-quality, oven-controlled quartz crystal oscillator in a 3 by 3 
by 5 inch case and weighing 2 or 3 pounds, all the way to an atomic 
hydrogen maser with a volume of 16 cubic feet and a weight approaching 
800 pounds. With respect to short term stability on the order of one 
second, the hydrogen maser is best (5 x lo-13), followed by quartz 
crystal (3 x lo-12), rubidium gas cell (1 x lo-11) and cesium beam 
(5 x lo-11). When long term stability of a day is considered, the 
( -14 hydrogen maser is again best 2 x 10 ), followed by cesium beam 
(2 x lo-13), rubidium gas cell (5 x l0-12) and quartz crystal 
(5 x lo-10). The cesium atomic beam frequency·standard has been 
selected as the primar,y standard for definition of time interval, 
C, Function of a Combiner 
If several independent but similar sources of a given function 
are available, there may be possible some technique to combine the 
various outputs into a single parameter with significantly improved 
characteristics. With respect to frequency standards, a combiner 
3 
should provide an output timing reference that is based on the average 
of the available frequency standards, A simplified block diagram is 
shown in Figure 1. The system quite likely -..rould smooth the short term 
fluxuations of each individual standard, The long term stability might 
be considerably improved, especially if standards with drift rates in 
opposite directions are combined. Similar benefits can be achieved 
frequency 
standard #= 1 
... 
.... frequency frequency ... 
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with respect to accuracy wherein initial offsets between standards 
tend to cancel. Reliability is enhanced in that no single failure of 
a standard would interrupt the combined output. It is of significance 
that these possible major improvements are essentially real-time in 
nature. The combined output signal should continuously reflect the 
current status of time represented by the average of the various input 
standards. 
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II. EXISTING SYSTEMS AND ASSOCIATED PROBLEMS 
The idea of combining frequency standards in order to achieve a 
better timing reference is not new, However, of the several combining 
techniques that the author found described in the literature, only one 
that generated an output based on a combination of the inputs was 
actually built, This unit, and a representative method of three other 
types of combining, are described in the following paragraphs, None 
incorporate digital techniques to any significant extent. 
A, Electro-Mech.~nical Method, 
Dro G. M, R, Winkler, currently Director of the United States 
Naval Observatory in Washington, designed and built a Superior Atomic 
Clock around 1960,6•7 Although no longer in use because of the size 
and reliability, it performed the function of combining six atomic 
clocks, The technique used a variety of RF, analog and electro-
mechanical circuits, Each 5 MHz input was mixed with 4,999940 MHz, 
with the outputs driving synchronous motors, The motor outputs were 
compared to motors driven by 60 Hz in a differential gearing network 
with shaft rotations as outputs. The six shaft rotations were then 
added in pairs until there was one resultant rotation, Through 
coupling, another motor, and a synchro, a correction was generated to 
a crystal oscillator, This oscillator was then effectively slaved to 
the average frequency of the input atomic clocks, 
B, RF Circuit Combiner 
Several combiners have been proposed using predominantly RF 
circuit techniques,? They generally operate on three oscillators or 
standards, The functions of the various blocks in these RF combiners 
can be easily outlined, However, the practical problems associated 
with building each block may be quite significant since there currently 
6 
seems to be none available, The general approach is through the use 
of frequency mixers and dividers, If the inputs are represented by r1 , 
f 2 and f 3, a variety of mixing can generate the sum of all three 
Cr1 + f 2 + f 3) and the sum of each pair (f1 + f 2), (f1 + r3), (f2 + r3), 
By dividing the full sum by 3, and each pair by 2, seven choices are 
available 
fl + f3 • 
2 , Selection of the optimum frequency 
from the seven choices is a function of which inputs are properly 
operating, 
the proper 
For example, if f1 fails but the 
f2 + f3 
choice is 2 • 
C, Redundant Systems 
others are satisfactory, 
Several of the proposed systems referred to as frequency combiners 
actually are limited to providing reliability through redundancy, The 
techniques contain the capability to automatically switch from one in-
put to another should an input fail, but there is no provision to 
generate an output based on the average of the input frequencies, At 
least one parallel redundant system is currently advertised as available 
8 for purchase, It can accept four standards, 
Do Composite Time Scale 
The United States Naval Observatory maintains an atomic time system 
designated A9 l,9,lO It is based on a weighted average of several high-
quality atomic frequency standards at the Observatory, and is continu-
ally compared to standards located throughout North America and Europe, 
Dro R, G, Hall has performed considerable research at the Observatory 
in maintaining this composite scale,6 His system involves interpretation 
of daily chart readings from each standard,• Through the use of a computer 1 
the data from each clock are properly weighed and combined, resulting in 
the composite A,l scale. The computer program defines the corrections 
to both the standards that comprise A,l, and the standards that are 
merely being compared to A&l. Tabulated offsets are maintained for 
each clock rather than attempt electrical adjustments once a clock is 
initially stabilized. The offsets are published daily, weekly or 
monthly depending on the requirements of each usero New data for the 
composite scale are computed once each day. 
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III. DESIGN GOALS 
The prime goals for a system that is to combine frequency 
standards should be significant improvements in stability, accuracy 
and/or reliability. The following subsections contain a set of sec-
ondary design parameters and goals for the ·system. 
A, Input Characteristics 
The most common timing outputs from oscillators and atomic 
standards are l MHz and 5 MHz sine waves. These would serve as the 
inputs to a digital combiner after proper termination and squaring. 
The signals are typically 1 volt rms on coax lines. 
B, Output Characteristics 
The combiner output frequency should be the same nominal value 
8 
as the .inputs, with provision for lower frequencies as required. 
Examples would be 100 KHz for timing in other uni~s, and 1 pps for 
epoch markers. The use of a. precise 1 pps signal is quite co~mon in 
determining and distributing accurate time of day, and in determining 
offsets between frequency standards. Whenever corrections are made to 
an output, the transition should be as smooth as practical. 
C, Controls 
The controls for a combiner should be quite simple. An on-off 
switch for each input channel, a power switch, and some type of reset 
button for initializing the system and troubleshooting should be 
sufficient, 
D, Displays 
Like the combiner controls, the display should be kept to a mini-
mum, In addition to the normal power light, there should be a light 
for each channel that would be illuminated only if the channel were 
connected, switched on, and operating. These lights would alert an 
9 
operator should an input fail or become disconnected, A few additional 
monitor points might be displayed to enhance the operator 0 s confidence 
that the combiner is indeed operating, 
E, Input Fail Safe 
A mandatory requirement for the design would be provision to 
assure that circuit failures in input standards do not affect the 
combiner, This should apply regardless of whether the failure mode 
is a short, an open or a voltage, An implication of this requirement 
is that combiners should not be designed such that a fixed number of 
channels is required for operation, but rather any number up to the 
design maximum should be adequate for the combining process. 
F. Effect of Connecting or Disconnecting Inputs 
Periodic adjustments and maintenance, plus the transfer of stand-
ards from one application to another may quite likely result in various 
input channels being removed or added from time to time, As with input 
failures, the combiner should proceed without interruption during and 
after the connecting or disconnecting period. This should apply regard-
less of whether or not a channel has been switched off prior to the 
change in number of active inputs. 
G, Phase Changes Versus Absolute Phase 
The proper design of a frequency combiner should avoid the 
technical trap of relying on averaging the absolute phases of the 
inputs, This technique would provide a satisfactory output only under 
the condition that no input channel be changed, If failures or changes 
are permitted, and the output is based on a combination of the absolute 
phases, each change in channel assignment can generate a change in the 
I 
output, However, if changes in phase rather than absolute phases are 
considered, this problem can be overcome, 
10 
H, Start-up 
There should be no particular restrictions on the quaiity of a 
combiner output shortly after power turn-on. Since the general 
application would be one of continuous operation, times on the order 
of an hour should be available, if required, for system stabilization. 
I, Environment 
The most common environment for a frequency combiner is a con-
trolled laboratory. However, it should be rugged enough to permit 
airborne operation if requiredo Quite likely the external source of 
power for the system would have a battery reserve to eliminate momen-
tary power transients. The use of batteries is quite common in appli-
cations requiring atomic clockso 
11 
IV. SYSTEM DESCRIPTION 
The basic purpose of any combiner is to generate an output based 
on some fUnction of the inputs. For the case of combining frequency 
standards, the output is to be a clock or train of pulses whpse fre-
quency represents the average of the frequency of each input. The 
combiner can be divided into four general functions as shown in Figure 
2--output signal generator, comparator network, control, and correction 
network. 
input I 1 
input I 2 
input IN 
























Figure 2. Functional diagram of frequency combiner. 
comparing the inputs and generating corrections to the output signal, 
as required, with the functions tied together by the control logic. In 
this paper, the inputs are all given equal weight with respect to the 
output, and all are assumed to be at the same nominal frequency. 
12 
Within the gross constraints of Figure 2, there are several 
variations of combiners which will be explored, Different system 
design choices and associated problems in performing each of the four 
broad catagories are analyzed in the following subsections, and con-
clusions are reached concerning a recommended system, The detailed 
implementation of the combiner is covered in Section V, 
A, Output Signal Generator 
The first function of the combiner to be studied is the set of 
circuits associated with directly generating the output. Various 
approaches can be classified as either open loop (combinational) or 
closed loop (sequential). The general open loop technique is to 
integrate the inputs in some manner until a threshold is reached, at 
which time an output pulse is generated. This process is repeated at 
the frequency of the inputs, Regardless of whether the integration or 
open loop schemes incorporate analog or digital circuits, four serious 





1. As long as the inputs vary with respect to each other in a 
relatively small band, say less than 90 degrees, each initia-
tion point is well defined. Consider the inputs to be four 
symmetrical square waves as shown in Figure 3. 
_j 1 2 3 L 
1 2 3 
1 2 3 
_j 1 2 3 L 
~ 90° !+- -.j 90° j.-
Figure 3. Square waves bounded by 90 degrees, 
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Integration could begin with the leading edge of the first 
pulse, in this case A. If all other inputs begin within 90 
degrees of A, there will be a minimum of 90 degrees between 
the last falling edge of any input and the next leading edge 
of A. The significance is that all the inputs are simultane-
ously at zero for some minimum time each cycle. The problem 
occurs whenever the inputs begin to spread throughout the 
entire cycle. Consider four inputs spaced evenly at 90 degree 
intervals. In this case the instantaneous sums are equal 
throughout. The problem cannot be solved by merely referencing 
to one input because that point is no more likely to be the 
true leading edge than a similar point on any other input. 
2. An even more serious problem than above occurs whenever an 
input moves one or more complete cycles in phase from another 
~puto A pure combinational system breaks down under these 
conditions because it generates outputs based entirely on the 
present state of the inputs. Referring to Figure 3, there 
would be no direct provision to combine, for example, pulse 
number 3 of input A, pulse 2 of input B and pulses 1 of inputs 
C and D. The need to combine clocks that have spread apart by 
many cycles is a quite common problem. Assume inputs A and B 
are at 5 MHz nominal but drifting apart with respect to each 
other at the rate of 2 parts in 1010• They will have spread 
by 360 degrees, or 1 cycle, in 1,000 seconds, which is less 
than 20 minuteso It is normally impractical to make on-line 
instantaneous corrections because comparisons with whatever 
device might be selected as a super standard are generally 
neither continuous nor automatic.10 Even when a correction 
14 
has been determined, it is usually retained as a known offset 
until a convenient time for manual adjustment can be arranged. 
3. A third problem to be overcome in any threshold scheme is in 
maintaining the proper threshold. While it may be elementary 
to design a circuit for N specific· inputs, it is considerably 
more difficult if the actual number of inputs can periodically 
vary up to a maximum of N. In considering the conditions that 
could cause the inputs to vary, such as a failure or an 
unexpected connection or disconnection of one or more clocks, 
an automatic scaling technique is required if changes in the 
number of inputs areto have no short term effect on the out-
put. Considerable circuitry may be required to prevent 
missing a count when the number of inputs suddenly changes 
from two to oneo 
4. The fourth and most important problem occurs if an output is 
required even though the number of operational inputs has 
decreased to zero. An open loop or combinational technique 
fails in this area, and if this condition must be satisfied 
for even a short interval, other methods must be found. 
A block diagram of a feedback or closed loop scheme is shown in 
Figure 4. The special advantages are twofold. First, a time lag can 
be inserted between input cause and output effect. This permits 






Figure 4. Feedback control of output. 
15 
corrections to be generated after an input cycle has been completed so 
that a full analysis of any error can be examined. In fact, it is 
quite likely that the better designs would only sample the inputs 
periodically in order to provide more time to generate any necessary 
correction. The second special advantage is common to all feedback 
systemso Should a false or transient correction ever inadvertently 
be transferred to the clock source, the error would be detected by 
the comparator and a legitimate correction in the opposite direction 
would be generated. 
One of the more important decisions with respect to a feedback 
system for a frequency combiner is selection of the internal clock 
source of Figure 4. There are three basic choiceso 
1. One method of securing an internal clock source is by direct 
connection to the most stable input line. Corrections from 
the comparator would then drive some tYPe of phase shifter or 
delay circuit between this selected input and the output. A 
poor feature of this method is that it directly depends on 
correct operation of a specific input out of N available in-
putso Should all inputs have approximately the same reliabil-
ity and electrical characteristics, the following method would 
theoreticallY provide a better system. 
2. A second method for generating an internal clock source is via 
priority switching of the inputs. If the first selected input 
should fail, a second source would be automatically switched 
into the circuit to provide the internal clock. This process 
could potentially cbntinue through N choices. As in the first 
method above, corrections from the comparator would adjust the 
phase of the output. In this scheme, probably the most complex 
16 
function is the switching network, Somehow a failure must be 
detected and another source selected without missing a single 
clock, In addition, the relative phase of the inputs being 
switched would be at random between 0 and 360 degrees, 
creating another problem. And as mentioned earlier with open 
loop schemes, there will be no output should the number of 
operational inputs ever decrease to zero, 
3. There is a third feedback method that contains none of the 
problems outlined above for either closed or open loop schemes. 
It is one in which the internal clock source is a very stable 
quartz crystal oscillator with voltage control of the fine 
frequency. The outstanding advantage is that the oscillator 
is directly independent of all inputs, and will continue to 
generate highly accurate output clocks during short intervals 
regardless of the state of any or all inputs, Corrections to 
the output phase are accomplished by changing the frequency of 
the oscillator, This has a significant advantage over direct 
phase changes in that the correction is spread over many clock 
periods rather than lumped together all in one change. A 
frequency change of 1 part in 106 to a 1 MHZ clock results in 
a period change of only 0,001 nanoseconds, far too small to 
directly measure, Yet the effect over a one second interval 
is a phase shift of one whole clock, or 360 degrees. 
It is the conclusion of this paper that the best method of 
generating the output clock for a combiner is to internally use a 
voltage controlled quartz crystal oscillator. The output is periodically 
fed back and compared to each input to gain the benefits of a closed loop 
system. Corrections in phase are generated as voltage changes to the 
17 
frequency control portion of the oscillator so that the output will 
shift smoothly. The clock will continue to run regardless of how many 
inputs are available. The sample rate of the comparator will be slow 
enough to permit nominal checks on the quality of an input signal 
before any frequency corrections are generated. This eliminates trans-
/ 
sients that might occur when connecting or disconnecting inputs. 
There is an important side effect from using a quality quartz 
crystal. If the inputs to the combiner are atomic standards, the 
system would essentially be slaving a quartz oscillator to atomic 
standards as shown in Figure 5. Frequency standards are generally 
I atomic # 1 I I 
llo. 
., 
I atomic # 2 I .... quartz .h. I .. ... output 
., 





I atomic IN I J 
Figure 5. Quartz oscillator slaved to atomic standards. 
rated on short term stability and drift rate. Hewlett-Packard compared 
11 
characteristics of several clock sources manufactured by them. The 
105 B quartz oscillator has short term stability (1 second) of 
3 x l0-12 with a drift rate of 5 x lo-10 per day. The 5061 A cesium 
standard is listed as 5 x 10-ll for stability (1 second) and 1 x 10-ll 
drift rate for life. It is seen that the quartz is superior for short 
periods (seconds), with the cesium clearly better over long periods 
(weeks or months). The combiner uses the circuit of Figure 5 to in-
corporate the best features of both, Invariant atomic frequencies 
are used to stabilize a high quality quartz oscillator, so that 
long term stability of cesium is complemented with the short term 
characteristics of quartz.10 
B, Comparator Network 
The previous section concluded that the combiner should have an 
internal oscillator with corrections generated from a feedback com-
parator. This section examines the second of four functional blocks 
in the combiner--the processing necessary to permit comparisons 
between the input frequency standards and the oscillator output, A 
straightforward approach would be to count the number of periods of 
each signal over a specified test interval. For example, if the 
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clocks were square waves, counters might record the number of falling 
edges during a 10 second interval, The counter driven by the oscill-
ator could then be compared to the other counters, and the oscillator 
frequency increased or decreased as necessary. While the theory of 
this approach is excellent, there are some practical disadvantages 
with respect to the test intervals and comparison hardware. Consider 
5 MHz to be the nominal frequency. Frequency differences less than 1 
part in 1010 should be common if cesium standards are used,11 If 
errors this small are to be detected, test periods of at least 
10 ~Ox 106 = 2,000 seconds are required to achieve a count difference of 
1 under ideal conditions, This rate of response is unacceptable. In 
addition, each counter with a capacity of 1010 requires 34 stages, a 
considerable amount of hardware. The magnitude of the comparator is 
directly related to the ratio of the largest and smallest errors 
anticipated, Even if the limits are as narrow as 1010 to 107, the 
ratio is 1,000 and requires 10 bits of logic. 
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The ideal combiner would process frequency errors from some value 
worse than any nominal quartz oscillator, say 1 part in 104, down to 
zero. In addition, smoother system operation would be achieved if 
corrections were generated as soon as an error was detected rather 
than accumulating the error for a single large change. The counting 
scheme of the previous paragraph was based on selecting an interval 
greater than the smallest error, with the magnitude of the correction 
proportional to the error. The rate was fixed while the magnitude 
varied. An improved method, and one which is considered best for this 
combiner, is the reciprocal of the above. An interval shorter than 
the largest error is selected so that all corrections are of unit 
magnitude. In this case, the rate varies while the magnitude is fixed. 
Large frequency errors might result in a correction once each second, 
whereas corrections for small errors might occur only once each hour. 
In the previous section concerning the oscillator, output phase 
corrections were generated via changes in oscillator frequency. How-
ever, for the purpose of determining whether or not the current 
oscillator frequency is correct, comparisons of relative phase changes 
between the oscillator and each input is the better technique, Com-
parisons of frequency by counting for long periods was discarded 
earlier in this section. The basic principle for phase testing is 
that if an input frequency standard and the internal oscillator are 
different in frequency, common reference points will move apart in 
time. Examples are the negative-going zero crossings for sine waves 
or the falling edges for square waves. A simple technique would be 
to use one clock to sample the phase of the other clock. At regular 
intervals and always at the same reference point of the first clock, 
the present state of the second clock could be compared to some past 
value of the second clock. Referring to Figure 6, consider the 
falling edge of A to be the reference point, If A and B differ in 
~reference 
A _j 1 2 ·I 3 
B 1 
2 i 3 
sample 
Figure 6. Phase detection with one sample point. 
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L 
frequency, B will continuously move left or right with respect to A. 
If the frequencies are quite close, considerable time may elapse before 
the relative shift is very significant, but this is of no special con-
sequence. If the state of B is sampled every time A falls, or ever,y 
Nth time A falls, and if A and B differ in frequency, eventually the 
value of B at sample time will changeo In the selected example, B is 
a logic "1" when A falls. If the frequency of B is less than the. 
frequency of A, B's period is greater than A's, and B will move to the 
right with respect to A. When the sample of B becomes a logic 110", it 
is confirmed that A and B differ in frequency, and a correction is in 
order. However, the fact that only a single point in B is sampled 
causes a problem. Consider what.would have occurred had the frequency 
of B been assumed greater than A. B's period would then have been less, 
and the waveform would have moved to the left with respect to A. · Since 
the only value B can change to is a "O", the sampling can determine 
when B changed, but cannot determine whether B was moving to the left 
or right. This means that the time to make a correction can be 
determined, but not the type of correction. 
21 
Figure 7 is the same as Figure 6 except that each falling edge of 
A samples two points in B instead of one. These points are labeled C 
and D, and are spaced 90 degrees or a quarter cycle aparto The 
~reference 
A_j 1 2 3 




Figure 7. Phase detection with two sample points. 
L 
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sequencing of C and D as a function of whether the frequency of B is 
less or greater than A is shown in Figure 8. Since C and D are spaced 
less than a half cycle apart, and since all waveforms are considered 
to be symmetrical, CD can change only one bit at a time, as shown in 
the truth tables. 
fB <fA fB >fA 
TB > TA TB < TA 
B moves right B moves left 
c D c D 
1 1 1 1 
0 1 1 0 
0 0 0 0 
1 0 0 1 
1 1 1 1 
Figure 8, Truth table for two sample points. 
As expected, the sequence for fB < fA is the exact complement of · 
fB > fA. Consider the state of C = 1, D = 1 in Figures 7 and 8 0 From 
this state there are two possible changes, either to C = 0, D = 1 or to 
1 
C = 1, D = 0. For fB :/: fA, one or the other will eventually be reached. 
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If it is the former, fB < fA; if the latter, fB > fA. The same logic 
follows for any other given state of C and D. This technique for 
determining fB < fA or fB > fA is considered best for the combiner. 
There is a secondary advantage of using more than one sample 
point. For a single point, a correction is detected each half cycle 
of phase shift between B and A, and results in two changes per cycle 
because a single sample point has only two logic states. But with 
two points, the interval between corrections is reduced to a quarter 
cycle, or to the space between C and D. As one pulse moves a full 
cycle with respect to the other, four stable logic states are passed 
as indicated in Figure 8. The resolution of detected corrections from 
two sample points is then twice as good as with one point because there 
are twice as many detections per full cycle, This can be extended to 
3& 4 or N sample points. The tradeoff is between the increased response 
time or resolution of many samples, and the increased hardware cost. 
Although two points are sufficient to solve the comparison network 
problem, the added resolution from four sample points is considered 
worth the extra circuitry. More specific tradeoff data is contained in 
Section v. The waveforms for phase detection with four points are 
shown in Figure 9, with the associated truth tables in Figure 10. 
+reference 
1 2 3 L 
B 1 2 3 
tttt 
C D E F s·amples 
Figure 9. Phase detection with four sample pointso 
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~<~ ~>~ 
~>~ TB < TA 
B moves right B moves left 
c D E F c D E F 
0 1 1 1 0 1 1 1 
0 0 1 1 1 1 1 1 
0 0 0 1 1 1 1 0 
0 0 0 0 1 1 0 0 
1 0 0 0 1 0 0 0 
1 1 0 0 0 0 0 0 
1 1 1 0 0 0 0 1 
1 1 1 1 0 0 1 1 
0 1 1 1 0 1 1 1 
Figure 10. Truth table for four sample points. 
The spacing of the sample points in a uniform pattern within a 
clock period is important in generating corrections at the same rate 
as the relative shift between clocks. With four sample points there 
are eight logic states as indicated in Figure 10. The points should 
be spaced such that the shift between any two consecutive logic stat~s 
is 3~00 = 45°, or one-eighth period. This can be accomplished by 
positioning each of the four points 45° apart as indicated in Figure 9, 
Then, in the four point solution, the comparator network will detect a 
new phase difference for every 45° of shift between clocks A and B, 
In the general case for N sample points, the phase detection records 
each ~0 shift, providing the points are properly spaced. Since 
waveform B is assumed symmetrical, the same truth table would be 
generated if any of the points were shifted 180° and the sample value 
merely inverted. 
In relating waveforms A and B to signals in the combiner, B 
represents the output of the internal oscillator, and A represents the 
input from the ith frequency standardo This selection may seem 
reversed from normal, but it permits sharing more circuitry than the 
24 
opposite choice. It will be shown in Section V that generating the 
reference strobe is much simpler than generating the sample points. 
Since there is but one oscillator for N inputs, it is more advantageous 
to associate the oscillator with the more complex circuit, which in 
this case is waveform B, 
The next step is to select the best technique for providing two or 
more simultaneous sample points of waveform B. A delay line seems 
ideally suited for this purpose. Delay lines are passive elements with 
the excellent characteristic that their output is a faithful reproduc-
tion of the input,12 They accept any signal from a level to a short 
pulse with a rise or fall time of just a few nanoseconds, Delay 
tolerances of five percent are common for lines in the range of 10 to 
200 nanoseconds. Physical size is somewhat a function of the delay. 
For the combiner application, the half period time of the internal 
oscillator clock needs to be broken into at least two parts for 
sampling, This can be accomplished by either tying short delay lines 
in series, or by selecting a long line ~rith taps at specified intervals, 
C, Control 
The third functional component of the combiner is associated with 
controlling the data generated from sampling the delay line, Periodic 
sampling is desired to create time for analyzing the data before trans-
ferring corrections to the oscillator, and to permit time sharing of 
hardware where applicableo There are N sample pulses per sampling 
interval, one for each input channel. The counting logic to measure 
the interval, and the delay line circuitry are common to all channels. 
The combiner would work as well if these two areas were repeated for 
I 
each channel, but time sharing in these cases clearly results in 
saving considerable circuitry. It also permits all timing to be 
generated from the internal oscillator so that an orderly and 
synchronous sequence of events is possible. 
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Since the sample interval is controlled by the oscillator, it will 
occur asynchronously with respect to the N input channels. However, the 
sample pulses used to record the phase of the clock in the delay line 
must always occur coincident with some reference point of each input. 
Therefore, one function of the accumulator control is to generate 
sample pulses referenced to an input channel but at a repetition rate 
or interval determined by oscillator timing. 
A second function of the accumulator control is to determine 
whether or not the data from the delay line arevalid. It was shovm in 
the previous section that the output from the delay line can change 
only in a fixed sequence, and only one bit at a time, between con-
secutive sample pulses. Therefore, should two adjacent samples ever 
differ by more than one unit increment, the data are discarded. 
A second potential source of invalid data occurs when one output 
from the delay line is in the process of changing states at the sample 
time. If the frequencies are rather close, this transient position 
might be maintained for several samples. Depending on circuit delays 
and threshold levels, the recorded data could possibly oscillate back 
and forth between two values. However, regardless of the number of 
oscillations that might occur, eventually the data will become stable. 
It can be seen that if this value is the same as before the transient 
period, the total number of unit corrections in one direction exactly 
equals those in the opposite direction, and there is no net correction 
to the oscillator frequency. Likewise, if the new constant value 
differs from the previous value, the unit corrections must exactly 
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cancel each other except for one, which will be the proper amount of 
change to the oscillator, Therefore, there really is no problem with 
sampling during delay line changes, and no data need to be rejected, 
Another source of invalid data, and one that does require logic 
to detect and reject, concerns transients in one of the input channels, 
These could be caused by mechanically connecting or disconnecting an 
input, by an input failure, or by contact bounce from switching a 
channel on or off, For any of these reasons the data should not be 
permitted to affect the oscillator, and if possible, the next several 
data samples from the particular input should be discarded, A reason-
ably certain method of detection is to monitor each input channel prior 
to, during, and just after each sample pulse, If all tests are passed, 
the data are accepted, If any test fails, the data are rejected and a 
timer is r~set to prevent the use of any further ~ata from that channel 
until some large number of consecutive samples have been error-free, 
Control logic of this type is required per input channel, 
D, Correction Network 
The purpose of the fourth and last functional block of the 
combiner is to transform valid data from the delay line into frequency 
corrections for the oscillator, The problem is not solved by driving 
the phase of the oscillator output to the average of the phases of all 
inputs. Proper combining of frequency standards requires averaging 
the phase changes of the inputs, not the absolute phases. An example 
using Figure 11 will :illustrate the difference, and will indicate the 
importance of phase changes in this application, Let T represent the 
position of the internal oscillator, and A, B, C, represent three input 
frequency standards. Consider that only A and B are initially connected, 
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Figure 11. Absolute phase versus phase changes. 
Clock T was deliberately centered between A and B. For the time being 
let all four clocks be at exactly the same frequency. Now assume that 
B is removed. If T is to equal the absolute phase of the inputs, it 
will shift to the le.rt and line up with A. Now add clock C. This 
would shift T to the right until it lined up with the position of B. 
If A is removed and B added, Twill shift to still.another position. 
Since an earlier assumption was that the frequencies of T, A, B, an:i 
C were exactly matched, the shifting of T adds nothing to the quality 
of its frequency, while disrupting the output phase position. 
For the example above in which fA = f'B = fc = fT' correct com-
bination of A, B and C should result in an output T that is independent 
of which inputs are connected, and is independent of the absolute phase 
of the inputs. T should assume any random position with respect to A, 
B and C after power warm-up, and remain there. Consider the effect of 
using the phase changes of A, B and C versus T for control. Since they 
are all at the same frequency, there will be no relative shift in phase 
among any of the four. Therefore there will be no correction applied 
to T, and the output will remain constant regardless of which combination 
of inputs is present. 
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The above discussion assumed fA = fB = fc = fT. Now let 
fB = fc = fT' but let fA > fB. This means that if A, B and C are all 
connected, fT is too low because 1/3 (fA+ fB + fc) > fB and fT = fB. 
As discussed in the previous section, the delay line is driven by T 
and sampled by A, B and c. There will be no phase changes detected 
by B or C since fB = fc = fT. However, the delay line sampling by A 
will detect a frequency error whenever the relative shift between A 
and T has accumulated to the point of passing one of the taps on the 
delay line. At this point fT will be increased by one unit. If this 
increase in fT is not su:fficient to bring fT up to fA, T and A will 
continue to spread apart, but at a slower rate, and there will be more 
unit increases in fT as more taps are passed. Once fT is increased 
above its original value, B and C begin to gradually shift in phas~ 
from T in the direction opposite A's relative shift from T. The result 
is fT changing until the combined rate of phase shift in one direction 
is equal to the combined rate in the opposite direction. At the equi-
librium point, fT will be the current average of the input frequencies. 
This process of changing the frequency of the internal oscillator until 
the total net rate of phase changes is zero can be expanded to N input 
channels. 
The actual phase changes between an input and the oscillator are 
quite gradual with respect to the sample rate. This is because the 
delay line sample interval discussed earlier in this section is selected 
to be much less than the minimum time required to shift one tap under 
worse case offsets between fT and any input. On a per channel basis, 
the phase changes are computed using two sets of storage registers. 
One holds the present phase from the delay line, and the other holds 
the most recent past sample. Each is updated every sample interval. 
A comparison of the two storage registers will indicate one of four 
answerss 
(a) past is exactly equal to present; 
(b) past is exactly one increment greater than present; 
(c) past is exactly one increment less than present; or 
{d) past and present differ by more than one increment, 
The results from the N comparisons are transferred into a phase 
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accumulator once per sample interval. The contents of the accumulator 
represent the fine frequency adjustment or correction to the oscillator, 
If the comparison results in answer {a) for a given input channel, there 
is no associated accumulator change, If the frequency of the oscillator 
is greater than a particular input standard, its period will be less and 
the delay line taps will appear to graduallY fall behind the input 
channel, When a tap point is finally passed, the previously stored 
data will be one increment greater than the present data. This corres-
ponds to answer (b) above, and results in the accumulator being de-
cremented by one in order to decrease the frequency of the oscillator, 
During the next interval the two registers will again be equal because 
of the constant updating process. They will remain equal until the 
phase between the two clocks has drifted an amount equal to the spacing 
• 
of the_ delay line taps, at which time there will again be a stored 
phase difference for one sample interval, If the comparison results 
in answer (c), the accumulator will be incremented by one to increase 
the frequency of the oscillator, The accumulator control circuitry 
will prevent comparison result (d) from being transferred to the phase 
accumulator. Since this particular result cannot occur under nonnal 
circumstances, it is assumed the incorrect data were due to a transient. 
Note that during the next sample interval the false data will be 
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transferred to the past phase storage, the difference will be equal in 
magnitude but opposite in sign compared to the past interval, and will 
again be rejected by the accumulator control. During the following 
(third) interval, both registers will again be correct and equal. If 
an incorrect change should ever be transferred -to the accumulator, the 
feedback feature of the combiner would properly correct the oscillator 
frequency within a reasonable time. 
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V. DETAILED DESCRIPTION 
A block diagram of the entire combiner is shown in Figure 12. 
The following paragraphs contain a brief description of each of the 12 
different functional circuits (squaring circuit appears twice) in the 
system. Those blocks inside the dashed rectangle in Figure 12 are 
repeated for each input frequency standardo The remaining blocks are 
common to the system. Selection of the optimum detailed circuit con-
figuration and specific component values for all 12 areas of the 
combiner is beyond the scope of this thesis. System tradeoffs and 
arguments leading to specific conclusions in organizing the system 
design of the combiner were presented in Section IV. This section is 
generally limited to indicating typical methods of implementing the 
various functions. 
In several instances, selection of specific system parameters 
aids the circuit explanation and permits more meaningful examples. 
One such case concerns the number of input channels. Discussions 
with personnel at the United States Naval Observatory indicate that 
if equipment were available to combine atomic frequency standards, the 
most common number of channels would be three, with a likely maximmn 
6 
of 16. Therefore, in this section of the thesis, N is assumed equal 
to 16. 
With the exception of the oscillator, the system can be built 
exclusively with digital circuits. These circuits fall into two 
classes--discrete for interfaces with the oscillator and systems out-
side the combiner, and integrated for the logic. Most of the interfaces 
are standard with relatively good designs already available. There is 
considerably more latitude in the logic area for unique approaches, 
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with many tied to the particular line of logic selected, From the 
standpoint of highest speed and lowest delay tolerances, such as 
required in the area of sampling the delay line outputs, an excellent 
choice is the Motorola MECL II (Motorola Emitter Coupled Logic) 
series.l3,l4 As the name implies, the logic is emitter coupler or 
non-saturating or current mode. In the area of saturating logic 
elements, the transistor-transistor logic (TTL) families are fast 
enough for this application, although their speed cannot match the non-
saturating circuits. The Signetics Series 8000 DCL (Designer's Choice 
Logic) and the Sylvania SUHL II (Sylvania Universal High Level Logic) 
are er~ples of satisfactory TTL circuits.l5,l6 However, the timing 
diagrams and logic examples that follow are not slanted toward any 
particular set of building blocks. 
A, Cr;ystal Oscillator 
The standard outputs from atomic clocks are 5 MHz, 1 MHz, and 
100 KHz sine waves, plus a 1 pulse per second signal, sometimes referred 
to as a tick, 6 •17 Since the length of the delay line, the number of 
taps in the line, and the storage hardware is directly proportional to 
the period of the oscillator, and since the nominal frequency of the 
oscillator and the inputs must match, 5 MHz is selected as the nominal 
frequency of the combiner. The 5 MHz output from the oscillator is 
the system output representing the average of all input frequency 
standards. 
Frequency Electronics offers a wide variety of voltage controlled 
quartz crystal oscillators.18 A standard unit recommended by them for 
this type of operation is an FE-30 type vco,.19 It has a one millisecond 
short term stability of 6 parts in 1010 with an aging rate of 3 parts 
in 107 per year. The controlled frequency range is 5 parts in 107 with 
a manual trim range sufficient for 5 years of ¥a.ging. The control 
voltage range is 0 to 4 VDC, It measures 3 by 5 by 3 inches. 
B, Squaring Circuit 
Squaring circuits are required to convert the sine waves from the 
oscillator and each input channel into square waves for use in the 
logic, Conductron-Missouri has several standard designs for this type 
of circuit depending upon what voltages are available,20 •21 These 
circuits typically require about three or four transistors, three to 
six resistors, and sometimes isolation capacitors. 
C, Countdown Chain 
All of the timing for the combiner is generated from 5 MHz by the 
countdown chain. In determining the length of the combiner sample 
interval or cycle time, consideration was given to selecting a system 
that was straightforward and would provide as much margin in decoding 
and timing as practical. One such scheme is the countdown shown in 
Figure 13o The chain recycles every 200 microseconds. ~ decoding the 
states of C and D, this period is divided into 20 intervals, each 10 
microseconds wide. Should frequencies lower than 5 KHz be required in 
some specific application, such as a 1 pps tick for synchronization, 
they can be derived by further countdown from the 5 KHz with no effect 
on the. combiner timing o 
c D 
r-=1-=M~H==z~lllol + 10 100 KH~ + 10 10 KHz + 2 
Figure 13o Countdown chain. 
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A good choice for the B or C modulo 10 counters would be five 
flip flops constl"Ucted as a shift register with the output complemented 
and fed back to the input. The~truth table in Figure 14 is an example 
of a 5-bit modulo 10 shift counter. For N bits there is a maximum of 
2N states. Regardless of the number of bits in the counter, only 
Bl B2 B2 B4 B5 
0 0 0 0 0 
1 0 0 0 0 
1 1 0 0 0 
1 1 1 0 0 
1 1 1 1 0 
1 1 1 1 1 
0 1 1 1 1 
0 0 1 1 1 
0 0 0 1 1 
0 0 0 0 1 
0 0 0 0 0 
]figure 14. Truth table for :five bit shift counter. 
two inputs . are required to decode any one of the states 0 The counters 
operate synchronously with the input clock as opposed to a ripple-type 
counter in which one stage toggles the next. When dividing by any 
.. 
even number, at most just one bit changes between consecutive states. 
The unit A modulo 5 counter is also connected as a shift register with 
:feedback to the input. 
Of the 20 intervals available each sample period, the fil'st and 
last are not used. During the second, the contents of all 16 sets of 
present phase storage are transferred into the respective 16 sets of 
past phase storage • In the third interval the delay line data are 
transferred into the 16 sets of present phase storage that were just 
unloaded in the previous interval. The remaining 16 intervals are 
used to sequentially transfer the incremental phase differences into 
the phase accumulator. All of the transfers are synchronous with the 
countdown chain timing except the one associated with the delay line 
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data. In this case the countdown chain defines the coarse time for the 
sample pulses. However, the exact timing within the 10 microsecond 
period is determined by each input clock, and is a function of the 
relative phase difference between the inputs and the oscillator. The 
exact rise and fall times of the 16 sample pulses are therefore asyn-
chronous with respect to each other, and as.ynchronous with respect to 
the third interval, within the limit of one 5 MHz clock or 200 nano-
seconds. More detail on how this is accomplished is included later in 
this section under the paragraph on strobe control. 
Since unit B is a modulo 10 shift counter driven by a 1 MHz clock, 
each bit is a logic ul" .for five consecutive microseconds, and a logic 
"O" for a similar t:ilne. The five bits are just offset from each other 
by one microsecondo With respect to the 20 timing decodes, the middle 
bit of B rises three microseconds into each interval, and falls two 
microseconds before the end of the interval. This bit is then an 
excellent cho~ce for a clock to be used in conjunction with the 20 
decodes. 
D • Phase Accumulator 
The current correction to the frequency of the oscillator is 
held as a digital number in the phase accumulator. Once each 200 
microseconds the phase storage registers are updated, and the incre-
mental phase difference may change for one or more channels. The phase 
accumulator is an up-down counter that will increment by one for each 
+ 1 difference, and decrement by one for each - 1 difference. Since 
no difference can be + 1 and - 1 at the same time, the phase accumulator 
can test all possible inputs in 16 sequent~ steps, one for each 
channel. 
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There are four inputs to the accumulator--a clock, an increment 
control, a decrement control, and the manual master reset. This last 
input is used to preset the accumulator to its mid point after initial 
system warm-up, and would not be used again except during tests and 
checkout. The clock runs all the time because the counter cannot 
change without an active control input. The gating between the count-
down chain decodes and the incremental phase outputs is a straight-
forward sequential multiplexing scheme resulting in the two up-down 
control inputs. The length of the accumulator will vary with the 
particular oscillator and the resolution of the digital to analog 
converter ( DAC) , but should generally be in the range of seven to 10 
bits, In addition to continuously driving the DAC, the accumulator 
should probably be connected to display lightso This would aid an 
operator in determining day-to-day variations in the oscillator, and 
would provide a warning should the oscillator eventually drift near the 
end of the voltage correction range, If the accumulator ever reaches 
the all-zeroes state, further decrements are inhibited. Likewise, all 
increments are cut off if the all-ones state is ever reached. By 
observing the display, an operator will know how soon a terminal state 
will be reached, and can schedule a manual adjustment of the oscillator. 
E, Digital to Analog Converter 
A circuit is required to convert the digital output of the phase 
accumulator into an analog voltage for fine frequency adjustment of the 
oscillator, Conductron-Missouri produces a wide range of converters 
designed to accept parallel binary data from integrated circuits.22 •23 
These converters are packaged in thin film modules, and include 
transistor drivers for the ladder networks, A simple RC filter should 
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be on the output of the converter to eliminate transients generated 
when the accumulator changes between two adjacent states that involve 
:many bits switching, such as between 63 and 64. 
F, Delay Line Driver 
Like the squaring circuit, Conductron~Missouri has several 
standard delay line drivers depending on the available voltages and 
the desired output levels.24 From a logic standpoint, the circuit 
can be ignored. 
G, Delay Line 
There is a tradeoff between s.ystem resolution and hardware 
complexity associated with selecting the delay line tap configuration. 
Arguments were presented in the comparator network portion of Section IV 
leading to the choice of four sa..mple points, which split the oscillator 
clock into :eight phases. Si:.nne a 5 MHz clock has a period of 200 
d th ta . . 200 25 d Th ha • 1 nanosecon s, e p spacJ..ng lS 8 = nanosecon s. e mec mea 
configuration and electrical characteristics of 25-nanosecond lines 
cascaded in series is better than one single long line with physical 
12" 
taps every 25 nanoseconds. As shown in Figure 15, three 25-nanosecond 
lines are sufficient to define eight phases of a 5 MHz clock. 
5 MHz 
lA ~ 25 t •I 25 t •I 25 ~D 
D c B A 
0 0 0 0 
0 0 0 l 
0 0 1 1 
0 1 1 l 
1 1 1 1 
1 1 1 0 
1 1 0 0 
1 0 0 0 
0 0 0 0 
Figure 15 0 Delay line and truth tableo 
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Note that the four outputs change like a shift counter. This means 
that if a sample pulse occurs during a transition time, the result 
will be one of two adjacent stable states, never an intermediate 
transition state. Another advantage of the shift function of the delay 
line is that while the combined truth table is -the same as ·if 40 MHz 
were being counted, the fastest clock anywhere in the system is 5 MHz. 
The combination of delay line tap spacing and the sample interval 
determines the maximum allowable input clock offset. With a tap every 
25 nanoseconds and a sample interval of 200 microseconds, the maximum 
. 25 X 10-9 -4 4 
offset ~s 200 x 10-6, which is approximately 10 or 1 part in 10 • 
Although this offset is far greater than anticipated for any frequency 
standard, there is no advantage in lengthing the sample interval. The 
200 microsecond period creates no timing problems. With respect to 
the resolution of the combiner, the parameter to be examined is the 
time shift of the oscillator output between corrections. For 16 inputs 
and a tap spacing of 25 nanoseconds, on the average a frequency correc-
tion will be generated whenever the oscillator output has shifted ft or 
approximately 1.5 nanoseconds from the average of the input standards. 
H. Accumulator Control 
The purpose of the accumulator control is to inhibit phase 
differences generated during transient intervals. The conditions under 
which a channel is to be blocked from participating in oscillator 
corrections was discussed in Section IV. The blocking is accomplished 
by directly driving both the + 1 and - 1 outputs from the incremental 
phase difference circuit to zeroo The comparison between past and 
present phases continues, as do the sample, pulses providing the input 
is still operatingo The unit A counter in Figure 13 has five states, 
each 200 nanoseconds wideo Let the first decode be pulse 1, and the 
fourth, pulse 4. Figure 16 represents one method of generating the 





sample = pulse 4 
'----IPf s n· Q :Lp 
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r------1~ C flop 
ith atomic clock 
r---IIJIIIf R Q 1----IIPI 
stop 
pulse 
direct reset = pulse 1 
-. 
Figure 16o Accumulator controlo 
U d 1 d·t· th .th t · 1 k uld t th n· n n er norma con :L :Lons e :L a om:Lc c oc wo se e :Lp op 
within 200 nanoseconds after pulse 1 went away, However, there are 
two conditions under which the flip flop would not get set; if the 
clock were not switching, or if the control switch for that channel 
had been turned off. Pulse 4 rises 400 nanoseconds after pulse 1 
falls, and if the flip flop has not been set in this interval, a stop 
pulse is generated. These stop pulses reset a two-bit register, 
turning off the phase difference enable line and effectively removing 
the channel from the system. If l pps ticks drive this two-bit register 1 
a minimum of one second of correct operation is required before the 
phase differences will again be enabledo The complement of the enable 
line should be displayed to alert an operator that a channel ha.s either 
been turned off, disconnected or failed. 
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I, strobe Control 
The contents of the delay line are transferred into storage once 
each 200 microseconds, Control of this interval is referenced to the 
oscillator, However, the actual sample pulse must be referenced to 
the ~rticular input clock, The required crossover timing is provided 
by the strobe control logic. The combination of one countdown chain 
interval and clock generates a five microsecond pulse each 200 micro-
seconds, referenced to the oscillator, A flip flop is set by the 
first input clock after the rise of the pulse, and is reset by the 
first input clock after the pulse falls, This essentiallY shifts the 
oscillator pulse control over to the input clock, generating a five 
microsecond sample strobe referenced to the input, but at a rate 
controlled by the oscillator. It is the trailing edge of the sample 
pulse that .is of importance, not the width. Therefore, it is of no 
concern that the sample pulse covers many 5 MHz periods, or that it 
may vary in width by a 5 MHz period from time to time. 
J, Present Phase Storage 
The contents of the delay line are transferred into a four-bit 
register each time a sample pulse occurs. This register is referred 
to as the present phase storage, Since the set-up time of the flip 
flop is an important criterion for this application, fast but simple 
DC latch networks might be the best to useo Care should be exercised 
if an AC flip flop is selected because the steer inputs will be 
continually changing while the clock is both high and low. 
K. Past Phase Storage 
In order to determine whether or not to generate an oscillator 
correction, two samples of phase are required, Just prior to trans-
ferring the contents of the delay line into the present phase storage, 
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the old sample is transferred to another four-bit register called the 
past phase storage. The transfer is straight bit-for-bit with the old 
contents of the past phase storage discarded, Quite likely the same 
type of flip flops would be used for both sets of storage. 
L, Incremental Phase Differenc~ 
The comparison of present phase storage and past phase storage to 
determine whether or not to correct the oscillator frequency is accom-
plished by the incremental phase difference logic. There are no flip 
f'lops used for this function. The static comparison results directly 
i.n a + 1 change, - 1 change, or neither. Transients during changes in 
the storage data are of no concern because the countdown chain is not 
sampling the outputs during this time. By restricting comparisons to 
± 1, false differences greater in magnitude than 1 automatically result 
in no change just as though the two numbers were identical. If the 
oscillator frequency is lower than a particular input frequency, the 
oscillator period will be greater, and the delay line clock will appear 
to move ahead. This will eventually cause the present phase to be one 
greater than the past phase for a single cycle, and a + 1 output will 
be generated to increase the frequency. Likewise, for a high oscillator 
frequency, present phase will eventually be one less than past phase, 
and a - 1 output will be generated for one cycle. 
One method of determining the phase difference is to convert the 
past and present storage data from the four-bit shift code of Figure 15 
to a three-bit binary code, then subtract past from present. For a 
result of 001, increase the frequency. For a result of 111, decrease 
the frequency. 
A second method is to begin by converting the four-bit shift code 
to three-bit binary as above. Then past can be incremented by one and 
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compared :for equality to present. I:f equal, present is actually one 
greater, and the frequency should be increased. Similarly, present is 
incremented by one and compared for equality to past to determine if 
present is actually the lesser of the two by one unit. 
A third method, and the one that is recommended, is to operate 
directly on the contents of the four-bit storage registers. Referring 
to Figure 15, if the present state is represented by DCBA, the next 
greater state is always CBAD, including going around the end. If 
(DCBA) exactly matches (CRID) t' then present is exactly one present pas 
greater than past, the + 1 output is generated, and the frequency is 
increased. If ( CBAD) t exactly matches (DCBA) t' the frequency presen pas 
should be decreased because the present is exactly one less than the 
past. This method eliminates the shift-to-binary conversion and the 
addition or subtraction logico The comparison is between the static 
contents of the two storage registers. 
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VI. APPLICATIONS 
In general, the success of systems that define time scales or 
measure t:ime intervals is a function of the quality of the clock 
selected for the application. The combination of desired resolution 
and length of timing interval determines if a given oscillator or 
i'requency standard is adequate. This in turn can answer the question 
of whether the performance of the system would be improved through the 
use of a frequency combiner. Usually existing standards are satisfac-
tory <torhen used in measuring short time intervals, or in defining time 
scales over short periods • In fact, for interval measurement in the 
millisecond region, offsets in accuracy of the basic clock are generally, 
and correctly, ignored. The prime use of frequency combiners would be 
in the area of long-term accurate timing, and in distribution of a 
unii'orm time scale. Specific applications of combiners are discussed 
in the following paragraphs. 
A, Present 
The United States Naval Observatory maintains an atomic time 
system designated A.l, which was described in Section II. In generating 
the A.l scale, the outputs- of several atomic standards are manually 
averaged together. An electronic frequency combiner could be used to 
perform this function automatically and continuously. 
A second atomic time scale is known as NBS-A. It is ma:intained 
by the United States National Bureau of Standards in Boulder, Colorado, 
10 
and is based on a ·suitable weighted average of' five clocks. The 
number of cycles of each clock is counted, and the accumulated totals 
are used for determining offsets from the average. This is another 
example of manual frequency averaging that could be improved through 
the use of an electronic combinero 
Another application of combiners might be in generating and, 
distributing time throughout the United States, The National Standards 
Laboratory maintains the United States Frequency Standard, and dissemi-
nates time via radio broadcasts on four stations--WWV, WWVH, WWVB, and 
~.10 • 25 These broadcast times could be improved through the use o£ 
a combiner and multiple input standards. 
The United States Coast Guard provides a navigation time service 
around the world via a large network of LORAN stations. The Naval 
Observatory provides the precision source for the system, In order to 
reduce the amount of required updating per installation, the Coast 
Guard uses atomic standards at most stations. In general, there are 
at least two atomic clocks per LORAN base, but only one at a time is 
used. The others are merely on standby for reliability. This situation 
seems ideally suited for frequency combiners. 
B, Future 
The Air Transport Association is about to begin testing Collision 
Avoidance $ystems £or commercial air carriers. The systems are based 
on synchronous airborne transmissions between planes, with basic 
timing maintained by ground stations. In order to keep each ground 
station as accurate as practical, two or three atomic clocks and a 
combiner might be installed at each major airport. 
Another application for combiners might be at the NASA centers 
involved with manned space flights. As the electronic systems and 
flight programs become more advanced, there may be a need to have im-
proved timing references. Combiners could be used if the accuracy or 
reliability of a single atomic clock becomes inadequateo 
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Electronic defense and warfare systems are receiving increased 
emphasis from the armed services, As the total milita~ inventory of 
electronics accelerates in growth, major bases may have a need for a 
multiple atomic time reference using a combiner, In addition to 
controlling the tLme scale, the c?mbiner output could be used as a 
reference for periodic calibration of other clocks and test equipment 
on ·the base. 
'l'he current method of precisely comparing time standards through-
out the world is to physically carry an atomic clock to each station. 
The Naval Observatory has investigated a system in which an airplane 
would merely fly over each station, and the offsets in the ground 
clocks could be determined automatically, An extension of this method 
would be through the use of a satellite to carry precise time. For 
either application, the time reference could be multiple atomic clocks 
driving a frequency combiner. 
The large aircraft and ships of today contain numerous pieces of 
electronic equipment, As the on-board systems grow more complex, the 
need may arise for a common timing system throughout the plane or ship. 
This would eliminate the many individual asynchronous clocks, and would 
provide easier interfacing, less hardware, and more p~ecise timingo 
Again, for reliability and accuracy, a frequency combiner with atomic 
clocks might be the best system, 
C, Open Loop Comparator 
An interesting system evolves if the number of combiner inputs is 
reduced to one, and the feedback loop for frequency correction is 
openedo In the standard combiner, differences in frequency are detected 
and used to increase or decrease the frequency of the internal 
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oscillator. If the feedback loop is opened, the corrections will 
merely accumulate at a rate proportional to the frequency difference. 
I:r the internal oscillator is quite stable and accurate, other 
oscillators could be connected at the input and calibrated by manual 
adjustment until the accumulator stops changing. If more precision 
is desired, the combiner could be first connected to an atomic clock, 
and the internal oscillator adjusted until the accumulator stops 
changing. Then other clocks could replace the atomic one and be 
calibrated to the synchronized combiner oscillator. The most accurate 
method of all would be to leave one or more atomic clocks connected to 
the input, and let the oscillator under calibration replace the 





This thesis has reviewed the current state of £requency standards, 
and examined the need for improved timing systems. In searching for a 
new circuit to provide increased performance over existing standards, 
the technique of frequency combining was selected. This method is one 
in which the output timing reference is derived from the average of the 
frequencies of all inputs. As each theoretical or practical problem 
was encountered, a digital solution was sought. 
The system and detailed design of the recommended frequency com-
biner meet the prime goals of improved stability, accuracy and relia-
bility over existing standards. They also fulfill a series of secondary 
goals stated in the thesis. Two of the most significant features are 
that the output is not interrupted should an input fail or be unexpec-
tedly disconnected, and that the combiner automatically adjusts to any 
number of inputs from zero to the maxL~um. For a typical application 
o£ combining three 5 MHz frequency standards, the output will be 
corrected each time it drifts an average of 8 nanoseconds from the 
combination of inputs. For a 16-channel operation, an output correction 
will occur after an average of only 1.5 nanoseconds of drift. These 
phase corrections, when required, are smooth transitions rather than 
discrete steps. 
The mere fact that some frequency standards available today are 
atomic clocks having a relatively high inherent accuracy should not 
reduce the technical drive for even better systems. Regardless of the 
stability or accuracy of an individual timing reference, there are 
always applications which would benefit fr&m increased performance or 
reliability. This thesis has not only proposed that an electronic 
frequency combiner might be the easiest way to achieve a major step 
forward in the field of timing, but has recommended a specific and 
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